1. Introduction {#sec1}
===============

In the last two decades, tremendous progress has been made in the development of organic field effect transistors (OFETs). The performance of OFETs has been improved, and now they are comparable to the amorphous silicon transistors.^[@ref1]−[@ref3]^ The applications are foreseen as a driver of flat panel display,^[@ref4]^ memory devices,^[@ref5]^ smart labels,^[@ref6]^ and biological sensor.^[@ref7],[@ref8]^ The stability of OFETs is a critical requirement for practical applications, but the OFETs are giving unstable characteristics under continuous bias stress.^[@ref9]^ The main bias stress induced instability appears as a shift in the threshold voltage (*V*~th~) or as a decrease in drain source current (*I*~DS~) at fixed voltage.^[@ref10]^ Several efforts were made to measure the bias stress induced instabilities in p-type OFETs,^[@ref11]^ but n-type OFETs are still awaiting more attention.^[@ref12]^ The major reasons of bias stress instabilities are the charge trapping in the organic semiconductor,^[@ref13]−[@ref16]^ in the gate dielectric,^[@ref17],[@ref18]^ or at the interface between active layer and dielectric.^[@ref19],[@ref20]^

The nature of interface between the organic semiconductor and the gate dielectric plays a major role in the charge carrier transport of OFETs.^[@ref21]^ In pentacene-based OFETs with an embedded thin layer of copper oxide (CuO), it was found that the trapped electrons at the interface between pentacene and CuO are not easily released, which results in a stable threshold voltage up to 3000 s against the bias stress.^[@ref22]^ The threshold voltage stability of OFETs can be related to the energetic distribution of the barrier heights for charge trapping between organic semiconductor and gate dielectric. The relation of bias stress induced *V*~th~ shift and trapping energy distribution was analyzed by measuring the temperature dependence of source-drain current decay under gate bias stress. It was noticed that the barrier heights for charge trapping become higher and narrower by using a self-assembled monolayer, resulting in stable transfer characteristics against bias stress without any significant change in *V*~th~.^[@ref23]^ The role of a self-assembled monolayer in stabilization of output characteristics was investigated by using different types of self-assembled monolayers in SiO~2~ insulator-based pentacene OFETs. The results reveal that bias stress induced *V*~th~ shift was considerably increased by introducing long chain chemical species on the surface of the insulator, while OFETs with short chain self-assembled monolayers on the surface of SiO~2~ give characteristics with stable threshold voltage against continuous gate bias stress.^[@ref24]^ Most of the studies related to interface and *V*~th~ instabilities are done by using bottom-gate top-contact OFETs, while little attention was given to measure the *V*~th~ stability of top-gate OFETs.^[@ref25],[@ref26]^ It has been already found that the deposition technique and the order of deposition of organic semiconductors and gate insulator have a huge influence on the formation of the active interface,^[@ref27]^ and the nature of interface has a direct impact on charge carrier transport in OFETs.

To investigate the role of the interface on bias stress induced threshold voltage instabilities, the C~60~-based top-gate and bottom-gate OFETs with Parylene as a gate dielectric were studied. It was observed that the direction of bias stress induced *V*~th~ shift in top-gate OFETs was opposite to the bottom gate OFETs. The investigations were further extended, and experimental results reveal that the use of dual-gate can result in stable characteristics with small variations in *V*~th~ with gate bias stress.

2. Experimental Details {#sec2}
=======================

For the fabrication of different device geometry OFETs, a 0.5 mm wide and 100 nm thick gate electrode of Aluminum was evaporated on glass substrate by using shadow mask with a background pressure of 10^--6^ mbar. Parylene was used as dielectric and the deposition was done in a homemade system which has three temperature zones. First, the dimer dichloro-di-*p*-xylylene is evaporated at a temperature of 100 °C, next the vapor is passing a high temperature zone (750 °C) where pyrolysis leads to cleavage of the dimers. The resulting monomers are finally deposited at room temperature on the sample surface, where they spontaneously polymerize to form a transparent and conformal thin film. The process is carried out at a pressure of 10^--2^ mbar, and for the bottom-gate OFET fabrication a dielectric layer thickness of 1 μm was used. C~60~ was used as received from MER Corp. The 150 nm thick organic semiconductor film of C~60~ was grown by hot-wall epitaxy (HWE) at a substrate temperature *T*~sub~ = 100 °C, source temperature *T*~s~ = 360 °C, and wall temperature *T*~wall~ = 400 °C with a background pressure of 10^--6^ mbar. For top contact electrodes, 70 nm thick Al was evaporated under high vacuum of 10^--6^ mbar, using a shadow mask. The channel length *L* and width *W* in the OFETs were 70 μm and 1.5 mm, respectively. In a similar way (except the order of deposition of C~60~/Parylene), the top-gate bottom-contacts and dual-gate OFETs were also fabricated. A dual-gate transistor in fact consists of a bottom-gate top-contacts transistor with an additional second gate and second dielectric layer. Device transportation from the fabrication laboratory to measurement laboratory was carried out in a nitrogen-filled box.

All OFETs were characterized at room temperature under N~2~ atmosphere inside a glovebox, to avoid exposure to ambient humidity and oxygen (both values were maintained below 0.5 ppm). More detail of experimental procedure can be found elsewhere.^[@ref28],[@ref29]^ For applying the gate voltage (*V*~GS~) and measuring the leakage current a Keithley 6487 Pico-Ampere meter with included voltage source was used, whereas the source-drain voltage (*V*~SD~) characteristics were recorded by a Keithley 2400 voltage source unit.

The electrical stress was applied to each type device in matrix form. During the bias stress time, the gate voltage was continuously varied from −10 to 50 V in steps of 300 mV, and for each *V*~GS~ value, the *V*~SD~ voltage was ramped from 0 to 50 V in steps of 300 mV. In the case of dual-gate OFETs, the same *V*~GS~ was applied to bottom gate and to gate electrode. All instruments are controlled by a PC, and the acquired data were stored by a MATLAB program.

3. Results and Discussion {#sec3}
=========================

To measure the bias stress stability, all three different OFET structures were installed at the measurement setup, one by one. Before applying bias stress, the charge carrier field effect mobility for bottom-gate, top-gate, and dual-gate OFETs was measured to be 0.1, 0.2, and 0.9 cm^2^ V^--1^ s^--1^, respectively. Each OFET was electrically stressed for 125 h, in dark. During the bias stress time, the transfer characteristics were measured from all three different structure based OFETs. The transfer characteristics measured before bias stress, after 24h and 125h of bias stress are presented in Figure [1](#fig1){ref-type="fig"}. The *V*~th~ of bottom-gate OFETs was shifted toward more positive voltage (from 20.7 to 34.6 V), while for top-gate OFETs the bias-stress resulted in the *V*~th~ shift in opposite direction to the left (from 14.3 to 0.1 V) . In the case of dual-gate OFETs, only a small shift in the *V*~th~ (from 11.5 to 8.5 V) was observed.

![Transfer characteristics measured during the continuous bias stress of 125 h (a) bottom-gate top-contacts, (b) top-gate bottom-contacts, and (c) dual-gate OFETs.](am-2014-032192_0005){#fig1}

To quantify the bias stress instability in all three different geometrical-based OFETs, the *V*~th~ was extracted from the transfer characteristics measured during the continuous bias stress time. For all three different geometrical structure based OFETs, the change in the *V*~th~ during the continuous bias stress time is presented in Figure [2](#fig2){ref-type="fig"}. The *V*~th~ of bottom-gate OFET was changed by 70%, the *V*~th~ of top-gate OFET changed by 100%, while the *V*~th~ of dual-gate OFET changed by 20% only. The direction of change of *V*~th~ in dual-gate OFET was the same as observed in top-gate OFETs. This means that bias stress phenomenon is related to top and bottom interface between C~60~ and Parylene, because all other device specifications are the same. The improved stability observed in dual-gate OFET provide an evidence that the mitigation of bias stress effects caused by bottom-gate OFETs can be done by applying gate bias stress to the top-gate OFETs and vice versa. In dual-gate OFET, the bias stress induced instability at the top interface is higher than the instability at the bottom interface caused by bias stress, because net direction of threshold voltage shift is similar to the top-gate OFET.

![Variation in threshold voltage (*V*~th~) with bias stress time in all three different geometrical structure based OFETs, measured in dark.](am-2014-032192_0006){#fig2}

For practical application and device modeling, the stability of source-drain current measured at a fixed voltage during the bias stress time is also an important parameter. The on/off current ratio was also extracted from the transfer characteristics measured during the bias stress time and is presented in Figure [3](#fig3){ref-type="fig"}. The degradation in the on/off current ratio of bottom-gate OFETs was larger as compared to top-gate and dual gate OFETs. It is clear, from Figure [3](#fig3){ref-type="fig"}, that dual-gate OFETs also have higher values of on/off ratio as compared to bottom-gate and top-gate OFETs. The performance of dual-gate OFETs is known to be better than in conventional single-gate OFETs.^[@ref30],[@ref35]^ To measure the experimental reproducibility, four devices of each geometrical configuration (bottom-, top-, and dual-gate OFETs) were electrically stressed with same bias stress conditions and the same behavior was observed in all OFETs tested. Figures [2](#fig2){ref-type="fig"} and [3](#fig3){ref-type="fig"} present the mean values of the figures of merit (*V*~th~ and on/off current ratio) along with standard deviations depicted by error bars. In the initial stage of the bias stress process the standard deviations from the mean values tend to be larger, which is mainly attributed to the difference in the fabrication process of all these OFETs.

![Variation of on/off current ratio with bias stress time of all three types of OFETs measured in dark.](am-2014-032192_0001){#fig3}

During continuous bias stress time, the output characteristics of all three types of OFETs were measured and presented in Figure [4](#fig4){ref-type="fig"}. The output characteristics provide the preliminary information, weather this device can be considered for modeling of an electronic circuit design or not. The existence of discrete "guard bands"^[@ref29],[@ref31]^ in the output characteristics is an important evaluation factor proving that the transistor device can potentially be used for reliable electronic circuits. The guard band means that there are nonoverlapping *I*--*V*-curve regions for the different main *V*~GS~ value steps in the output characteristic, as well as for different main *V*~DS~ values in the transfer characteristic. Only the dual-gate OFETs clearly depicts well separated guard bands in the output characteristics during the continuous bias stress time, while in top-gate and bottom-gate OFETs the guard bands are not well separated. The threshold voltage instability is the main reason for the absence of guard band in output characteristics of top-gate and bottom-gate OFETs. By comparison of Figure [4](#fig4){ref-type="fig"}a--c, it is easy to understand, that the threshold voltage stability is a major hindrance for OFETs to be considered as a part of future electronic circuits. The guard bands also provide us information about the maximum and minimum values of *I*~DS~ measured at any value of *V*~GS~ and *V*~DS~. If the guard bands are discrete, then the measured degradation in I~DS~ can be accommodated by applying guard band voltage.^[@ref29],[@ref31]^

![Output characteristics measured during bias stress time in (a) top-gate, (b) bottom-gate, and (c) dual-gate C~60~-based OFETs.](am-2014-032192_0002){#fig4}

We should point out that observation of the bidirectional bias stress induced *V*~th~ shift in C~60~-based OFET depending on device geometry (bottom-gate vs top-gate devices) is puzzling because these devices were prepared in the same environment and deposition conditions, the only difference was the sequence in C~60~/Parylene layer deposition. The *V*~th~ shifts to more positive voltages upon bias stress found in bottom-gate C~60~-OFET (Figure [1](#fig1){ref-type="fig"}a) can conventionally be rationalized in terms of electron trapping in the dielectric or at the gate dielectric/C~60~ interface as the electrons are abundantly present in the conductive channel of this OFET. Indeed, as demonstrated by Chua et al.,^[@ref40]^ electron trapping is believed to be the main suspect for the shift in *V*~th~ in n-type organic transistors. A very similar *V*~th~ shift to more positive *V*~GS~ was already reported for another n-type semiconductor, namely, perylene diimide derivative perylene-3,4,9,10-tetracarboxylic-3,4,9,10-diimide (PTCDI)-C~13~H~27~.^[@ref36]^

On the other hand, the opposite direction *V*~th~ shift in top-gate C~60~ OFET devices is a rather unexpected effect and requires more detailed consideration. Apparently, *V*~th~ shift toward a negative *V*~GS~ implies accumulation of some metastable positive charges in the vicinity of the interface during the bias stressing. It worth noting that bidirectional *V*~th~ shift has been observed in pentacene OFETs^[@ref36]^ and was assigned to either hole or electron trapping depending on the bias stress polarity. However, that bidirectional effect was observed only for ambipolar semiconductor films and the *V*~th~ shifted in only one direction when semiconductors showed unipolar behaviors as, for instance, in a pentacene OFET exposed to humid air or in PTCDI-C~13~H~27~ OFET.^[@ref36]^ Note that our OFET devices featured a pure unipolar behavior with no indication on ambipolarity, therefore trapping of injected holes can be ruled out as possible reason for the effect. Another possible reason for the opposite direction *V*~th~ shift in top-gate C~60~ OFET devices can be related to mobile ions drifting in the gate dielectric layer when a gate field is applied.^[@ref32],[@ref33]^ Young and Gill^[@ref32]^ supposed that negative ions drift toward the interface due to transverse electric field and consequently positive charges are accumulated on the semiconductor side, which causes a threshold voltage shift opposite to the applied gate bias. With respect to bidirectional *V*~th~ shift observed in the C~60~ OFET devices of different geometry, it seems to be very unlikely that mobile ions are present in our top-gate OFETs but not in the bottom-gate devices, since the used materials (C~60~, Parylene, Al contacts) of both types of OFETs were the same as well as the same deposition conditions. Besides, we did not observe a characteristic nonmonotonous *V*~th~ shift in the course of stressing time as reported in ref.^[@ref33]^ and attributed to the interplay between bias stress due to charge trapping dominated on short time scale and that caused by the drifting ions on longer time scales. Therefore, we regard that the migrating ions, if any, do not play a dominant role in the bias stress effects observed in our devices.

To rationalize the puzzling effect observed with the *V*~th~ shift in our top-gate OFETs we suggest that one has to take into consideration a different nature of the interface between the C~60~ active layer and the gate dielectric in such devices. Indeed, we have recently found that Parylene can chemically interact with C~60~ when it is evaporated on top of the C~60~ semiconductor layer,^[@ref34]^ that is, in the case of top-gate OFET fabrication; this is in line with previous reports on reactivity of C~60~ and Parylene.^[@ref37]^ However, no such reaction happens when C~60~ is deposited on top of Parylene dielectric layer. During the fabrication process of bottom-gate OFETs, the Parylene monomers coming from high-temperature zone (750 °C) cross-link at the surface of glass substrates, while in the fabrication process of top-gate C~60~-OFETs, the hot Parylene monomers have to cross-link at the surface of C~60~. Therefore, during the deposition of Parylene on the surface of C~60~, there is a finite probability that Parylene monomers may react with C~60~ instead of polymerizing with each other. This has been recently studied in detail by electron spin resonance (ESR) measurements, and direct evidence for creation of paramagnetic free radical species at or near the interface between C~60~ and Parylene was obtained by observation of the ESR signal centered at *g* = 2.002 when Parylene is deposited on the top of the C~60~ layer (see ref ([@ref34]) for more details). No ESR signal was found in pristine C~60~ and Parylene films as well as in samples with C~60~ deposited on the surface of Parylene.

We propose here that the free radical specifies found in ref ([@ref34]) play a key role in the bias stress induced *V*~th~ shift observed in the present study in the top-gate OFETs. We previously observed a remarkable phototransistor effect in top-gate C~60~-OFETs^[@ref34]^ caused by light-induced threshold voltage shift to more negative *V*~GS,~ but not in the bottom-gate devices made of the same materials. The observed efficient photosensitivity was attributed to the creation of free radical species at the interface, which possess donorlike properties and are shown to be able to trap only holes supplied by photogeneration but not electrons. The latter was supported by the fact that no photosensitive *V*~th~ shift was observed when the transistor was biased positively, that is, when there were a lot of electrons in the channel. It was also shown that the free radical species in top-gate OFETs can cause a slight n-type doping of the C~60~ semiconductor layer in dark, which resulted in a shift of *V*~th~ to more negative voltages.^[@ref34]^ In fact, the *V*~th~ in top-gate OFETs was somewhat sample-dependent that probably reflects variation of the free radical concentration spontaneously created due to reactivity of vapor deposited Parylene with C~60~. It is important to mention that mechanism of chemical doping in organic semiconductors differs from the doping in conventional inorganic semiconductors in that the yield of free charge-carriers depends substantially upon dopant concentration in a thresholdlike manner and becomes feasible only at dopant concentration level exceeding ∼0.3%.^[@ref38],[@ref39]^ This is a direct consequence of two-steps doping process in organic semiconductors--first ionization of the dopant with donation of a charge carrier to the host, that is then followed by dissociation of such Coulombically bound charge-carrier pair leading to creating a free charge carrier.^[@ref41]^ The recent molecular microelectrostatics calculations^[@ref38]^ showed that efficient dissociation of Coulombically bound electron--hole pairs into free charge carriers in doped organic materials can occur at the doping level around 1% owing to dopant-concentration facilitated lowering the effective energy barriers for the dissociation.

We suggest that the free radical species present at the interface are responsible for the observed bias stress induced *V*~th~ shift to more negative voltages in top-gate C~60~ OFET devices. Some free radicals can dope C~60~ semiconductors and those, which are not in the immediate proximity to C~60~ molecules, cannot dope the latter and remain neutral and therefore they can serve as hole traps. Abundance of the hole traps in top-gate C~60~-OFET was shown recently^[@ref34]^ and we have demonstrated that they are responsible for the pronounced light-induced negative *V*~th~ shift when sufficiently large negative *V*~GS~ is applied (phototransistor effect). We believe that the latter phenomenon has a similar origin as the *V*~th~ shift presently found upon the long-term bias stressing of these OFETs. Indeed, one should take into account that during the bias stress procedure performed in our study a large *V*~DS~ voltage (up to 50 V) is periodically applied at various *V*~GS~ values, including both small and negative values. Therefore, the gate was in some moments *negatively biased* with respect to source or drain electrode. This can facilitate tunneling of the holes generated by doping and initially located at the ionized free radicals to the hole traps deeper inside the dielectric.

As we mentioned above, the hole traps in top-gate C~60~-OFETs have been shown^[@ref34]^ to be constituted by neutral free radicals though incidental hole traps inherent for Parylene also are not impossible. This eventually results in slow accumulation of positive charges trapped sufficiently deep inside of the dielectric and leads to considerable *V*~th~ shift to the left (Figure [1](#fig1){ref-type="fig"}b). In other words the observed effect could be explained in terms of doping enhanced by electric field because dissociation of electron--hole pairs into free carriers is enhanced by both temperature and electric field.^[@ref39]^ On the other hand, the above free radicals cannot trap electrons as shown before.^[@ref34]^ Electrons can be trapped when gate is positively biased only by some sort of incidental traps inherent for Parylene independent of the way of its deposition. In top-gate devices hole traps due to free radicals likely overcompensate the conventional incidental electron traps, therefore hole trapping prevails over the electron trapping and, as result, *V*~th~ shifts left. We should also note that due to relatively small concentration of the free radicals in immediate proximity to the C~60~ layer, majority of dopant-induced electron--hole pairs are expected to remain Coulombically bound since their dissociation yield into free charge-carriers is low. Indeed, the *V*~th~ in unstressed top-gate OFETs tends to be somewhat shifted to the left with respect to that in bottom-gate devices (cf. Figure [1](#fig1){ref-type="fig"}a,b) that could mean some slight n-doping in the former case.

Finally, the very small *V*~th~ shift in dual-gate OFETs can be explained as most probably combined bidirectional effects from top-gate and bottom-gate, which almost cancel each other. Since the stress-induced *V*~th~ shift is relatively stronger in top-gate device, this can explain why *V*~th~ in dual-gate OFET is similarly slightly shifted to the left (Figure [1](#fig1){ref-type="fig"}c). More detail about the dual-gate operation can be found in a recent article.^[@ref35]^

4. Conclusion {#sec4}
=============

In summary, the bias stress induced instabilities in C~60~-based top-gate, bottom-gate, and dual-gate OFETs, with Parylene as a gate dielectric, were studied. It was observed that the direction of bias stress induced threshold voltage shift in top-gate OFETs was opposite to the bottom-gate devices. The *V*~th~ shift to more positive voltages in bottom-gate C~60~ OFET was similar to that reported in literature for other n-type semiconductors and can conventionally be rationalized in terms of electron trapping in the dielectric or at the gate dielectric/C~60~ interface. On the other hand, the opposite direction of *V*~th~ shift upon bias stress found in C~60~ top-gate OFETs is attributed to the modification of the semiconductor/dielectric interface occurring during Parylene deposition on the surface of C~60~. We suggest that creation of free radicals recently detected by EPR study in top-gate devices,^[@ref34]^ which constitute abundance of hole traps at or near the interface, plays a key role in the *V*~th~ shift to more negative voltages upon bias stress in the dark. The bias stress effect in dual gate OFETs was also studied, and it was shown that the use of dual-gate can result in stable characteristics with small variations in threshold voltage.
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